연락처 : MJ 이메일 : learitchard@yahoo.com

Double Data Fee Synchronous Dynamic Random-Entry Memory (DDR SDRAM) is a type of synchronous dynamic random-access memory (SDRAM) widely utilized in computer systems and other digital gadgets. It improves on earlier SDRAM know-how by transferring information on both the rising and falling edges of the clock signal, successfully doubling the info price without growing the clock frequency. This method, often known as double data rate (DDR), permits for higher memory bandwidth while sustaining lower power consumption and lowered signal interference. DDR SDRAM was first introduced within the late nineteen nineties and is sometimes referred to as DDR1 to distinguish it from later generations. It has been succeeded by DDR2 SDRAM, DDR3 SDRAM, DDR4 SDRAM, and DDR5 SDRAM, every offering further improvements in speed, capacity, and efficiency. These generations are usually not backward or forward suitable, which means memory modules from totally different DDR variations can't be used interchangeably on the identical motherboard. DDR SDRAM typically transfers sixty four bits of knowledge at a time.

Its effective switch rate is calculated by multiplying the memory bus clock pace by two (for double information fee), then by the width of the information bus (64 bits), and dividing by eight to convert bits to bytes. For instance, a DDR module with a a hundred MHz bus clock has a peak switch fee of 1600 megabytes per second (MB/s). In the late 1980s IBM had constructed DRAMs using a dual-edge clocking feature and offered their results at the Worldwide Strong-State Circuits Convention in 1990. However, it was standard DRAM, not SDRAM. Hyundai Electronics (now SK Hynix) the identical year. The development of DDR began in 1996, before its specification was finalized by JEDEC in June 2000 (JESD79). JEDEC has set standards for the info rates of DDR SDRAM, divided into two elements. The primary specification is for memory chips, and the second is for memory modules. To increase memory capability and bandwidth, chips are mixed on a module.

For example, the 64-bit data bus for DIMM requires eight 8-bit chips, addressed in parallel. A number of chips with common deal with lines are called a memory rank. The time period was launched to avoid confusion with chip inside rows and banks. A memory module could bear more than one rank. The term sides would also be complicated because it incorrectly suggests the physical placement of chips on the module. The chip choose sign is used to difficulty commands to particular rank. Including modules to the single Memory Wave Program bus creates further electrical load on its drivers. To mitigate the resulting bus signaling charge drop and overcome the memory bottleneck, new chipsets make use of the multi-channel architecture. Note: All objects listed above are specified by JEDEC as JESD79F. All RAM information rates in-between or above these listed specifications aren't standardized by JEDEC - typically they're simply producer optimizations using tighter tolerances or overvolted chips.

The package sizes in which DDR SDRAM is manufactured are additionally standardized by JEDEC. There is no such thing as a architectural difference between DDR SDRAM modules. Modules are as a substitute designed to run at different clock frequencies: for instance, a Laptop-1600 module is designed to run at 100 MHz, and a Pc-2100 is designed to run at 133 MHz. A module's clock velocity designates the data price at which it's guaranteed to perform, therefore it is guaranteed to run at lower (underclocking) and might possibly run at greater (overclocking) clock rates than these for which it was made. DDR SDRAM modules for desktop computers, twin in-line memory modules (DIMMs), have 184 pins (as opposed to 168 pins on SDRAM, or 240 pins on DDR2 SDRAM), and might be differentiated from SDRAM DIMMs by the variety of notches (DDR SDRAM has one, SDRAM has two). DDR SDRAM for notebook computer systems, SO-DIMMs, have 200 pins, which is identical variety of pins as DDR2 SO-DIMMs.

These two specs are notched very equally and care must be taken throughout insertion if not sure of a appropriate match. Most DDR SDRAM operates at a voltage of 2.5 V, in comparison with 3.Three V for SDRAM. This can considerably reduce power consumption. JEDEC Customary No. 21-C defines three possible working voltages for Memory Wave 184 pin DDR, as identified by the important thing notch position relative to its centreline. Web page 4.5.10-7 defines 2.5V (left), 1.8V (centre), TBD (right), while page 4.20.5-40 nominates 3.3V for the fitting notch position. The orientation of the module for determining the key notch position is with fifty two contact positions to the left and forty contact positions to the precise. Growing the working voltage barely can improve maximum pace but at the cost of upper energy dissipation and heating, and at the chance of malfunctioning or harm. Module and chip traits are inherently linked. Total module capacity is a product of 1 chip's capability and the variety of chips.